Comparative Analyses of Power Consumption in Arithmetic Algorithms Implementation

نویسندگان

  • Alexandre W. C. Faria
  • Leandro Pfleger de Aguiar
  • Daniel S. D. Lara
  • Antonio Alfredo Ferreira Loureiro
چکیده

Historically, energy management in computer science has been predominantly treated as an activity of hardware optimization. A great deal of the effort in this area is concentrated on component activation, deactivation, and resources scheduling in order to provide a reduction of total power consumption. This study focuses on the subject of power consumption from the software developer’s point of view, using a reliable power measurement framework to validate the programming literature’s premise that programming options – such as multiplication operations are high consumers of power. Besides some elementary operations and authors’ suggestions about alternatives for power consumption reduction on the programming stage, two well-known and widely applied algorithms for large number multiplication were compared: Karatsuba and Toom-Cook. The results lead to conclusions that might help a developer to choose, in some cases, between execution speed or power consumption reduction, or establish a maximum power consumption limit for the

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

ضرب‌کننده و ضرب‌جمع‌کننده پیمانه 2n+1 برای پردازنده سیگنال دیجیتال

Nowadays, digital signal processors (DSPs) are appropriate choices for real-time image and video processing in embedded multimedia applications not only due to their superior signal processing performance, but also of the high levels of integration and very low-power consumption. Filtering which consists of multiple addition and multiplication operations, is one of the most fundamental operatio...

متن کامل

Design and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology

The purpose of this paper is to design a 64×64 bit low power, low delay and high speed Arithmetic Logic Unit (ALU). Arithmetic Logic Unit performs arithmetic operation like addition, multiplication. Adders play important role in ALU. For designing adder, the combination of carry lookahead adder and carry select adder, also add-one circuit have been used to achieve high speed and low area. In mu...

متن کامل

Modified 32-Bit Shift-Add Multiplier Design for Low Power Application

Multiplication is a basic operation in any signal processing application. Multiplication is the most important one among the four arithmetic operations like addition, subtraction, and division. Multipliers are usually hardware intensive, and the main parameters of concern are high speed, low cost, and less VLSI area. The propagation time and power consumption in the multiplier are always high. ...

متن کامل

A Low Power Full Adder Cell based on Carbon Nanotube FET for Arithmetic Units

In this paper, a full adder cell based on majority function using Carbon-Nanotube Field-Effect Transistor (CNFET) technology is presented. CNFETs possess considerable features that lead to their wide usage in digital circuits design. For the design of the cell input capacitors and inverters are used. These kinds of design method cause a high degree of regularity and simplicity. The proposed des...

متن کامل

A High-Speed Dual-Bit Parallel Adder based on Carbon Nanotube ‎FET technology for use in arithmetic units

In this paper, a Dual-Bit Parallel Adder (DBPA) based on minority function using Carbon-Nanotube Field-Effect Transistor (CNFET) is proposed. The possibility of having several threshold voltage (Vt) levels by CNFETs leading to wide use of them in designing of digital circuits. The main goal of designing proposed DBPA is to reduce critical path delay in adder circuits. The proposed design positi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • RITA

دوره 18  شماره 

صفحات  -

تاریخ انتشار 2011